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2MAIN TOPICs of the COURSE (1/2)
How to build and design an electronic board, a bit of theory:
1. PCB issues and challenges for designers
2. JTAG standard
3. JTAG applications (Boundary Scan, Check of the interconnections, Programming of the devices, firmware Debug, ecc…)
4. JTAG and FPGAs
3Classroom demonstrations:
1. Boundary scan applied to unknown devices, drive a led (!)
2. Programming an FPGA device
3. Build our first project in ISE Xilinx Enviroment




8. Arduino and its shields. An example: how to drive a FPGA with a WIFI connection in a few minutes.  





(schematic, dimensioning of the power 
supplies, choice of active and passive 
components, impedance matching for fast 
nets, choice of FPGA’s banks, clock 
distribution, simulations of SI for the fast lines 
and PI power supplies, thermal simulations… 
…)
Firmware











Very short nets, high density connectors, 




Every net is a transmission line
(distributed RLC   signal
deformation)
7
Simulations pre-layout e post-layout
(Orcad Pspice & HyperLynx)
Attention to details


















































JTAG (Joint Action Test  Group)
In the mid-1980s a new way of debugging electronic components and cards was born.
IEEE 1149.1
Increasingly smaller and denser electronic boards make the classic 
test methods obsolete and impracticable.
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on the positive TCK edges




on the negative TCK 
edges
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JTAG (Joint Action Test  Group)
TDO tristate
Load instruction into the IR
20
JTAG (Main operations)
• BYPASS -> Connects the TDI with the TDO via a register. In a long chain, it allows us to exclude 
programmable logic from operations that we are not interested in (Req.)
• EXTEST- Connects the BSR between TDI and TDO. The content of the BSR, previously loaded by 
the SAMPLE/PRELOAD instruction, drives the outputs. (Req.)































• setCable –port usb21 –baud 750000
• bsdebug –start











































• bsdebug ‐scanir 0001011001 ‐irlength 10 //scan IDCODE from EPM
• TDO Capture Data: 0101010101   //command ACK
• Elapsed time =      0 sec.    
• >bsdebug ‐scandr 1 ‐drlength 32
• TDO Capture Data: 00010111000001100100000011011101  //EPM idcode
• bsdebug ‐scandr 011011110 ‐drlength 9 //LOAD output to pin 42 and set as an output  (bits 185 and 184)   TURN ON LED
• bsdebug ‐scanir 0000000000 ‐irlength 10 //EXTEST COMMAND











• setCable –port usb21 –baud 750000
• bsdebug –start




>bsdebug ‐scanir 0x0 ‐irlength 10
TDO Capture Data: 00000000000000000000000101010101
Elapsed time =      0 sec.

























JTAG (Joint Action Test  Group)
33
Are there shorts (CC) o open circuits (CA) on the nets?

























JTAG (Joint Action Test  Group)




JTAG (Joint Action Test  Group)c
Programming FPGAs & PROMs
Example 2
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JTAG (Joint Action Test  Group)c
Programming FPGAs & PROMs
Esempio 2
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JTAG (Joint Action Test  Group)
Programming FPGAs & PROMs
Example 3
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JTAG (Joint Action Test  Group)





Internal Logic Analyzer 
Icon
Up to 4096 signals and 128K samples*
*Are there enough resources?? 45










Internal Logic Analyzer ILA
BUS
BUS
0x00000000
0x00000000
0x00000000
0             1            2      …..  N‐3         N‐2       N‐1  
Trigger Position
0x00000000
0x00000000
0x00000000
0x00C0FFEE
0x00000000
0x00000000
0x00000000
0x00000000
0x00000000
STOP
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